Abstract Error is the major problem in communication system. Absolute circuit is one of the most important building blocks to implement for the error measurement in communication system as well as in analog circuit design. The main goal of this paper is to design a circuit with high accuracy and minimum error performance. In this paper, a new current mode absolute circuit is implemented to calculate the absolute value of two signals. This new design shows enhanced performance and low distortion over the previous implementation. The proposed circuit is simulated using Hspice and implemented in analog viterbi decoder. It is very suitable for implementing in error calculation for the large scale integrated circuit. Hspice simulation results of previous and new one circuit are reported.
INTRODUCTION
Recently, the absolute circuits are popularly increasing in CMOS analog circuit design. Traditionally most of the analog circuits have been designed in voltage mode [1] .
In order to maintain the compatibility with existing voltage processing circuit, current mode circuit has rapid growth in analog circuit design [2] . The use of current mode creates a potential for higher speed, simple structure and low power consumption compared to the voltage mode circuit [3] .
The current mode absolute circuits are one of the building blocks and widely used in many applications such as error measurements in communication system, average envelop detector, clock frequency, distant calculation and analog to digital converter [4] [5] . However, they are usually required for high performance and low power efficiency with small error. The purpose of this paper is to fulfill the requirements and shows excellent performance which will serve well in increasing need for any absolute value of the signal.
The absolute circuit implemented in analog viterbi decoder [6] [7] [8] shows inherent error between real and ideal output. In this paper, a new architecture for current mode absolute circuit is presented which features high-precision and high-speed. The paper is organized as follows. In the next section different types of absolute circuits and their operations are described. Section three presents detail operation of proposed circuit. The particular simulation results of different absolute circuits with respect to proposed circuit are discussed in section four. Finally, a conclusionis given in section five.
ANALOG ABSOLUTE CIRCUITS
In CMOS technology, several types of analog absolute circuits have been developed for different purpose. The CMOS current mode absolute circuit proposed in analog viterbi decoder [6] [7] [8] consist two subtraction and simple addition of these currents as shown in Fig. 1 . Two current signals I1 and I2 are fed to the upper and lower part of the circuits simultaneously.
The drain current of MOS Mn1 at saturation level is given by
Similarly for Mn2,
[ Fig. 1 ] Simple two subtraction absolute circuit.
Generally channel Length modulation λ is zero
The output across Mn4 is given by
If the aspects ratios (W/L) of upper and lower are 
Similarly for the lower part of the circuit, the current at Mn8 is, Another solution for increasing the performance at the zero crossing of the current signal is a simple full wave current rectifier. will forward bias and current flows across Mn4 which is copied to Mn5. The operation is reversed when (I2-I1) <0,
Mn3 will forward bias and current flows across Mp2 to
Mp3. Therefore, the total output across Mp5 is absolute value of (I1-I2). The performance of the real output is better than previous circuit and nearly same as ideal. One of the problems associated in this circuit is the inherent error after completion of one cycle. In each cycle of operation either Mn3 or Mp2 should be cut off while other is in saturation but temporally one MOS is always in triode region which tends to maximum error and feed back highly distortion in the input signal.
The distortion in the input signal can be modified using a simple comparator circuit [9] [10] . It is based on subtraction (Mn1, Mn2) and comparator (Mn3, Mp1, Mp2, Mn4) as shown in Fig. 3 . It has input impedance rPMOS//rNMOS. The input state of this architecture has source follower which introduces feed back into the gates.
A positive feedback from an inverter is used to achieve enough gain to amplify small voltage variation in the input stage node [15] . When (I2-I1)>0 or I2>I1, the source follower of Mp1 and Mn3 are forward and reverse bias respectively. Simultaneously the inverter of Mn4 turns on, so the drain voltage of this MOS will low. response of small input current in which the two input transistors are turned off temporarily [16] . At this time the input resistance is quite high and thus limiting the speed of operation and some delay between the real and ideal output of the current signal [18] .
In this paper, a new CMOS current absolute circuit is proposed which takes advantages such as simple structure, low power consumption and low distortion compared to above circuits. Hspice is used to verify the simulation result of the circuit.
[ Fig. 4 ] Basic cell of max circuit.
[ Fig. 5 ] Proposed max based absolute circuit.
PROPOSED CIRCUIT
With the increasing popularity in analog absolute circuits design several approaches have been reported.
From this discussion, it is noted that there is still necessary to improve performance of the circuits. One of the absolute circuit proposed in this is research is based on the simple operation of subtraction and max [8] . The max circuit was selected because it shows excellent performance to select max output among different current signals and overcome the problems encounter in above circuits [11] . Mn11 is the diode connected transistor for a current source act as winner transistor that is Imax [12] .
Let In1= (I2-I1) and In2= (I1-I2).
When In1 > In2, the voltage at node com is associated 
SIMULATION RESULTS
Hspice is used to verify the simulation result of the proposed circuit using standard 0.18µm CMOS process When the two input currents are equal, the amplitude of the ideal output is zero, generally known as minimum point and when the difference is high, the amplitude is maximum called the maximum point. [ Fig. 6 ] Input waveform.
Input1 input2
[ Table 1 ] Transistors aspects ratio dimension
The difference between real and ideal output measured in minimum and maximum points are approximately 60%
and 26.27% respectively. The average error between these two points is 43.27% which shows maximum error in the circuit. The circuit consists only two subtraction parts. It consumes a certain amount of power and the parasitic capacitance associate in the MOSFETS result closely 1.2nsec time delay between real and ideal output. and ideal output is close to 1.5nsec. The average error is reduced. However, the temporarily deadband region for the small input currents, the output resistance is high, time delay and limits the speed [16] [17] [18] . The power dissipation, speed of operation and power delay product are too optimistic as subtraction circuit also consumes certain amount of power and exhibits certain delay time [18] . So all the circuits present in this paper
show little bit delay with real and ideal output as absolute circuits consist subtraction of current signal. The comparison results of the circuits are summarized in Table   2 .
CONCLUSION
In analog absolute circuit, the circuit is designed to achieve the output performance as the exact replica of the ideal signal, so that error can be reduced in the minimum 
